

HIGH RELIABILITY DC-DC CONVERTER

155-400V Continuous Input 155-475V Transient Input ±15V Output 8A

86% @ 4A / 88% @ 8A

Total Output

Efficiency

Full Power Operation: -55 °C to +125 °C

The MilQor® series of high-reliability DC-DC converters brings SynQor's field proven high-efficiency synchronous rectifier technology to the Military/Aerospace industry. SynQor's innovative QorSeal® packaging approach ensures survivability in the most hostile environments. Compatible with the industry standard format, these converters operate at a fixed frequency, have no opto-isolators, and follow conservative component derating guidelines. They are designed and manufactured to comply with a wide range of military standards.



MOFL series converters are:

- Designed for reliability per NAVSO-P3641-A guidelines
- Designed with components derated per:
 - MIL-HDBK-1547A
 - NAVSO P-3641A

Qualification Process

MQFL series converters are qualified to:

- MIL-STD-810F
 - consistent with RTCA/D0-160E
- SynQor's First Article Qualification
 - consistent with MIL-STD-883F
- SynQor's Long-Term Storage Survivability Qualification
- SynQor's on-going life test

In-Line Manufacturing Process

- AS9100 and ISO 9001 certified facility
- Full component traceability
- Temperature cycling
- Constant acceleration
- •24, 96, 160 hour burn-in
- Three level temperature screening





DESIGNED & MANUFACTURED IN THE USA FEATURING QORSEAL® HI-REL ASSEMBLY

Features

- Fixed switching frequency
- No opto-isolators
- Parallel operation with current share
- Clock synchronization
- Primary and secondary referenced enable
- Continuous short circuit and overload protection
- Input under-voltage and over-voltage shutdown
- Output voltage trim

Specification Compliance

MQFL series converters (with MQME filter) are designed to meet:


- MIL-HDBK-704-7 (A through F)
- RTCA/DO-160 Section 16, 17, 18
- MIL-STD-461 (C, D, E, F)
- RTCA/DO-160(E, F, G) Section 22




Output: ±15V

Current: 8A Total

BLOCK DIAGRAM



TYPICAL CONNECTION DIAGRAM





Output: ±15V

Current: 8A Total

Lecumen Phaem						
MQFL-270-15D ELECTR	CAL	CHA	RAC	TER	ISTICS	
Parameter	Min.	Tvn.	Max.	Units	Notes & Conditions	Group A
		. , p.	riuxi	011163	Vin=270V DC \pm 5%, +Iout = -Iout = 4A, CL=0 μ F, free	Subgroup
Specifications subject to change without notice					running (see Note 10) unless otherwise specified	(see Note 14)
ABSOLUTE MAXIMUM RATINGS						
Input Voltage			600			
Non-Operating			600	V	Con Note 1	
Operating			550 -0.8	V	See Note 1	
Reverse Bias (Tcase = 125°C) Reverse Bias (Tcase = -55°C)			-0.8	V		
Isolation Voltage (I/O to case, I to O)			1.2	v		
Continuous	-500		500	V		
Transient (≤100µs)	-800		800	V		
Operating Case Temperature	-55		125	°C	HB Grade Products, See Notes 2 & 17	
Storage Case Temperature	-65		135	°C	·	
Lead Temperature (20s)			300	°C		
Voltage at ENA1, ENA2	-1.2		50	V		
INPUT CHARACTERISTICS	155	270	400	\ /	Continuo	1 2 2
Operating Input Voltage Range	155 155	270 270	400 475	V	Continuous	1, 2, 3
Input Under-Voltage Lockout	133	2/0	4/5	٧	Transient, 1s See Note 3	
Turn-On Voltage Threshold	142	150	155	V	JOCC HOLE S	1, 2, 3
Turn-Off Voltage Threshold	133	140	145	V		1, 2, 3
Lockout Voltage Hysteresis	5	11	17	V		, =, 5
Input Over-Voltage Shutdown					See Note 3	
Turn-Off Voltage Threshold	490	520	550	V		
Turn-On Voltage Threshold	450	475	500	V		
Shutdown Voltage Hysteresis	20	50	80	V	*** 1741	
Input Filter Component Values (L\C)		56\0.11		1. 41.	Internal Values	Car Nata F
Maximum Input Current No Load Input Current (operating)		28	1 38	MA	Vin = 155V; +Iout = -Iout = 4A	See Note 5
Disabled Input Current (ENA1)		1	4	mA		1, 2, 3 1, 2, 3
Disabled Input Current (ENA1) Disabled Input Current (ENA2)		6	12	mA		1, 2, 3
Input Terminal Current Ripple (peak to peak)		140	180	mA	Bandwidth = 100kHz - 10MHz; see Figure 20	1, 2, 3
OUTPUT CHARACTERISTICS						
Output Voltage Set Point (Tcase = 25°C)					See Note 12	
Positive Output	14.85	15.00	15.15	V		1
Negative Output	-15.15	-15.00	-14.85	V		1
Output Voltage Set Point Over Temperature	1 4 70	15.00	45.22	.,	See Note 12	2.2
Positive Output	14.78	15.00	15.22	V		2, 3 2, 3
Negative Output Positive Output Voltage Line Regulation	-15.22 -20	-15.00 0	-14.78 20	mV	See Note 12	1, 2, 3
Positive Output Voltage Line Regulation	65	80	95	mV	+Vout@(+Iout=-Iout=0A) - +Vout@(+Iout=-Iout=4A); See Note 12	1, 2, 3
Total Positive Output Voltage Range	14.70	15.00	15.30	V	See Note 12	1, 2, 3
Output Voltage Cross Regulation	400	600	900	mV	-Vout@(+Iout=-Iout=1.6A)Vout@(+Iout=6.4A, -Iout=1.6A); See Notes 11,12	-/ -/ -
Output Voltage Ripple and Noise Peak to Peak	i	20				1, 2, 3
		20	200	mV	Bandwidth = $10MHz$; C _i = $11\mu F$ on both outputs	1, 2, 3 1, 2, 3
Total Operating Current Range	0	20	200 8		Bandwidth = 10 MHz; C_L = $11\mu F$ on both outputs (+Iout) + (-Iout)	1, 2, 3 1, 2, 3
Total Operating Current Range Single Output Operating Current Range	0	20	8 6.4	mV A A	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout	1, 2, 3 1, 2, 3 1, 2, 3
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range	0		8 6.4 120	mV A A W	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception	0	9.5	8 6.4	mV A A W A	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current	0	9.5 12	8 6.4 120	mV A A W A	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled	0	9.5 12 2.5	8 6.4 120 10.5	mV A A W A A	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled	0	9.5 12	8 6.4 120 10.5	mV A A W A A A mA	Bandwidth = 10MHz ; C_L = $11\mu\text{F}$ on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout $\leq 1.2\text{V}$; see Note 15	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 1, 2, 3
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled	0	9.5 12 2.5	8 6.4 120 10.5	mV A A W A A	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance	0	9.5 12 2.5	8 6.4 120 10.5	mV A A W A A A mA	Bandwidth = 10MHz ; C_L = $11\mu\text{F}$ on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout $\leq 1.2\text{V}$; see Note 15	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 1, 2, 3
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current	0	9.5 12 2.5 10	8 6.4 120 10.5 75 3,000	mV A A W A A A mA	Bandwidth = 10MHz ; $C_L = 11\mu\text{F}$ on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout $\leq 1.2\text{V}$; see Note 15	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current For a Neg. Step Change in Load Current	0 0 8.1	9.5 12 2.5 10 -700 700	8 6.4 120 10.5 75 3,000	mV A A W A A A mA µF	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout ≤ 1.2V; see Note 15 Total on both outputs See Note 6 Total Iout step = 4A<->8A, 0.8A<->4A; CL=11µF on both outputs	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current For a Neg. Step Change in Load Current Settling Time (either case)	0 0 8.1	9.5 12 2.5 10	8 6.4 120 10.5 75 3,000	mV A A W A A A mA µF	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout ≤ 1.2V; see Note 15 Total on both outputs See Note 6 Total Iout step = 4A<->8A, 0.8A<->4A; CL=11µF on both outputs See Note 7	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current Settling Time (either case) Output Voltage Deviation Line Transient	-1000	9.5 12 2.5 10 -700 700	8 6.4 120 10.5 75 3,000	mV A A W A A A MA µF	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout ≤ 1.2V; see Note 15 Total on both outputs See Note 6 Total Iout step = 4A<->8A, 0.8A<->4A; CL=11µF on both outputs	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current Settling Time (either case) Output Voltage Deviation Line Transient For a Pos. Step Change in Line Voltage	-1000 -600	9.5 12 2.5 10 -700 700	8 6.4 120 10.5 75 3,000	mV A A W A A A MA	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout ≤ 1.2V; see Note 15 Total on both outputs See Note 6 Total Iout step = 4A<->8A, 0.8A<->4A; CL=11µF on both outputs See Note 7	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current For a Neg. Step Change in Load Current Settling Time (either case) Output Voltage Deviation Line Transient For a Pos. Step Change in Line Voltage For a Neg. Step Change in Line Voltage	-1000	9.5 12 2.5 10 -700 700 200	8 6.4 120 10.5 75 3,000 1000 500 1200 2400	mV A A W A A A MA	Bandwidth = 10MHz ; C_L = $11\mu\text{F}$ on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout $\leq 1.2\text{V}$; see Note 15 Total on both outputs See Note 6 Total Iout step = $4\text{A} \leftrightarrow 8\text{A}$, $0.8\text{A} \leftrightarrow 4\text{A}$; CL = $11\mu\text{F}$ on both outputs See Note 7 Vin step = $155\text{V} \leftrightarrow 400\text{V}$; CL = $11\mu\text{F}$; see Note 8	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current For a Neg. Step Change in Load Current Settling Time (either case) Output Voltage Deviation Line Transient For a Pos. Step Change in Line Voltage For a Neg. Step Change in Line Voltage Settling Time (either case)	-1000 -600	9.5 12 2.5 10 -700 700	8 6.4 120 10.5 75 3,000	mV A A W A A A MA	Bandwidth = 10MHz ; $C_L = 11\mu\text{F}$ on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout $\leq 1.2\text{V}$; see Note 15 Total on both outputs See Note 6 Total Iout step = $4\text{A} \leftrightarrow 8\text{A}$, $0.8\text{A} \leftrightarrow 4\text{A}$; $CL = 11\mu\text{F}$ on both outputs See Note 7 Vin step = $155\text{V} \leftrightarrow 400\text{V}$; $CL = 11\mu\text{F}$; see Note 8	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current For a Neg. Step Change in Load Current Settling Time (either case) Output Voltage Deviation Line Transient For a Pos. Step Change in Line Voltage For a Neg. Step Change in Line Voltage Settling Time (either case) Turn-On Transient	-1000 -600	9.5 12 2.5 10 -700 700 200	8 6.4 120 10.5 75 3,000 1000 500 1200 2400 600	mV A A W A A A MA	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout ≤ 1.2V; see Note 15 Total on both outputs See Note 6 Total Iout step = 4A<->8A, 0.8A<->4A; CL=11µF on both outputs See Note 7 Vin step = 155V<->400V; CL=11 µF; see Note 8 " " +Iout = 4A, -Iout = 0A; See Note 7	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current Settling Time (either case) Output Voltage Deviation Line Transient For a Pos. Step Change in Line Voltage For a Neg. Step Change in Line Voltage Settling Time (either case) Turn-On Transient Output Voltage Rise Time	-1000 -600	9.5 12 2.5 10 -700 700 200	8 6.4 120 10.5 75 3,000 1000 500 1200 2400	mV A A W A A A MA	Bandwidth = 10MHz ; C_L = $11\mu\text{F}$ on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout $\leq 1.2\text{V}$; see Note 15 Total on both outputs See Note 6 Total Iout step = $4\text{A} \leftrightarrow 8\text{A}$, $0.8\text{A} \leftrightarrow 4\text{A}$; CL = $11\mu\text{F}$ on both outputs See Note 7 Vin step = $155\text{V} \leftrightarrow 400\text{V}$; CL = $11\mu\text{F}$; see Note 8	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current For a Neg. Step Change in Load Current Settling Time (either case) Output Voltage Deviation Line Transient For a Pos. Step Change in Line Voltage For a Neg. Step Change in Line Voltage Settling Time (either case) Turn-On Transient	-1000 -600	9.5 12 2.5 10 -700 700 200	8 6.4 120 10.5 75 3,000 1000 500 1200 2400 600	mV A A W A A A MA MPF mV mV µS mV mV µS	Bandwidth = 10MHz; C _L =11µF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout ≤ 1.2V; see Note 15 Total on both outputs See Note 6 Total Iout step = 4A<->8A, 0.8A<->4A; CL=11µF on both outputs See Note 7 Vin step = 155V<->400V; CL=11 µF; see Note 8 " " +Iout = 4A, -Iout = 0A; See Note 7	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 1, 2, 3 See Note 5
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current Settling Time (either case) Output Voltage Deviation Line Transient For a Pos. Step Change in Line Voltage For a Neg. Step Change in Line Voltage For a Neg. Step Change in Line Voltage Settling Time (either case) Turn-On Transient Output Voltage Rise Time Output Voltage Rise Time Output Voltage Overshoot Turn-On Delay, Rising Vin Turn-On Delay, Rising ENA1	-1000 -600 -1200	9.5 12 2.5 10 -700 700 200 500 6 0 75 5	8 6.4 120 10.5 75 3,000 1000 500 1200 2400 600	mV A A W A A A MA	Bandwidth = 10MHz ; $C_L = 11\mu\text{F}$ on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout $\leq 1.2\text{V}$; see Note 15 Total on both outputs See Note 6 Total Iout step = $4\text{A} \leftrightarrow 8\text{A}$, $0.8\text{A} \leftrightarrow 4\text{A}$; $CL = 11\mu\text{F}$ on both outputs See Note 7 Vin step = $155\text{V} \leftrightarrow 400\text{V}$; $CL = 11\mu\text{F}$; see Note 8 " +Iout = 4A , -Iout = 0A ; See Note 7 +Vout = $1.5\text{V} \leftrightarrow 13.5\text{V}$ ENA1, ENA2 = 5V ; See Notes 9 & 11 ENA2 = 5V ; see Note 11	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 1, 2, 3 See Note 5 4, 5, 6 4, 5, 6
Total Operating Current Range Single Output Operating Current Range Operating Output Power Range Output DC Current-Limit Inception Short Circuit Output Current Back-Drive Current Limit while Enabled Back-Drive Current Limit while Disabled Maximum Output Capacitance DYNAMIC CHARACTERISTICS Output Voltage Deviation Load Transient For a Pos. Step Change in Load Current Settling Time (either case) Output Voltage Deviation Line Transient For a Pos. Step Change in Line Voltage For a Neg. Step Change in Line Voltage For a Neg. Step Change in Line Voltage Settling Time (either case) Turn-On Transient Output Voltage Rise Time Output Voltage Rise Time Output Voltage Overshoot Turn-On Delay, Rising Vin	-1000 -600 -1200	9.5 12 2.5 10 -700 700 200 500 6 0 75	8 6.4 120 10.5 75 3,000 1000 500 1200 2400 600 10 2 120	mV A A W A A A MA	Bandwidth = 10MHz; C _L =11μF on both outputs (+Iout) + (-Iout) Maximum +Iout or -Iout Total on both outputs +Iout + -Iout; +Iout = -Iout; See Note 4 +Vout ≤ 1.2V; see Note 15 Total on both outputs See Note 6 Total Iout step = 4A<->8A, 0.8A<->4A; CL=11μF on both outputs See Note 7 Vin step = 155V<->400V; CL=11 μF; see Note 8 " +Iout = 4A, -Iout = 0A; See Note 7 +Vout = 1.5V->13.5V ENA1, ENA2 = 5V; See Notes 9 & 11	1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 See Note 5 1, 2, 3 1, 2, 3 See Note 5 4, 5, 6 4, 5, 6 4, 5, 6 See Note 5 4, 5, 6



Output: ±15V

Current: 8A Total

MQFL-270-15D ELECTRICAL CHARACTERISTICS (Continued)

MQFL-2/U-15D ELECTRI	LCAL	CHA	IKAC	IEK.	1511C5 (Continued)	
Parameter	Min.	Typ.	Max.	Units	Notes & Conditions	Group A
Specifications subject to change without		''			Vin=270V DC \pm 5%, +Iout = -Iout = 4A, CL=0 μ F, free	Subgroup
notice.					running (see Note 10) unless otherwise specified	(see Note 14)
EFFICIENCY						
Iout = 8A (155Vin)		90		%		
Iout = 4A (155Vin)		90		%		
Iout = 8A (270Vin)	83	88		%		1, 2, 3
Iout = 4A (270Vin)		86		%		
Iout = 8A (400Vin)		87		%		
Iout = 4A (400Vin)		83		%		
Load Fault Power Dissipation		22	36	W	Iout at current limit inception point; See Note 4	1
Short Circuit Power Dissipation		24	43	W	+Vout ≤ +1.2V; -Vout ≥ -1.2V	See Note 5
ISOLATION CHARACTERISTICS						
Isolation Voltage (dielectric strength)						
Input RTN to Output RTN	500			V		1
Any Input Pin to Case	500			V		1
Any Output Pin to Case	500			V		1
Isolation Resistance (input rtn to output rtn)	100			ΜΩ		1
Isolation Resistance (any pin to case)	100			ΜΩ		1
Isolation Capacitance (input rtn to output rtn)	200	44		nF		1
FEATURE CHARACTERISTICS						_
Switching Frequency (free running)	500	550	600	kHz		1, 2, 3
Synchronization Input	555					
Frequency Range	500		700	kHz		1, 2, 3
Logic Level High	2.0		5.5	V		1, 2, 3
Logic Level Low	-0.5		0.8	V		1, 2, 3
Duty Cycle	20		80	%		See Note 5
Synchronization Output	20			/0		Jee Hote 5
Pull Down Current	20			mA	VSYNC OUT = 0.8V	See Note 5
Duty Cycle	25		80	%	Output connected to SYNC IN of other MQFL unit	See Note 5
Enable Control (ENA1 and ENA2)	23		00	/0	Odepat connected to 51110 IN OF Other PiQLE drift	See Note 5
Off-State Voltage			0.8	V		1, 2, 3
Module Off Pulldown Current	80		0.0	μA	Current drain required to ensure module is off	See Note 5
On-State Voltage	2			V	current drain required to ensure module is on	1, 2, 3
Module On Pin Leakage Current			20	μA	Imax drawn from pin allowed, module on	See Note 5
Pull-Up Voltage	3.2	4.0	4.8	V	See Figure A	1, 2, 3
Output Voltage Trim Range	-2.0	7.0	0.5	V	(+Vout) - 15V; See Figure E	See Note 5
RELIABILITY CHARACTERISTICS	2.0		0.5	·	(+ vode) 13 v, occ rigare E	See Note 5
Calculated MTBF (MIL-STD-217F2)						
GB @ Tcase = 70°C		2600		103 Hrs.		
AIF @ Tcase = 70°C		300		10 ³ Hrs.		
WEIGHT CHARACTERISTICS		300		10 1113.		
Device Weight		79		a		
Flortrical Characteristics Notes		/3		l g		

Electrical Characteristics Notes

- 1. Converter will undergo input over-voltage shutdown.
- 2. Derate output power to $\frac{1}{50}$ % of rated power at Tcase = 135°C. 135°C is above specified operating range.
- 3. High or low state of input voltage must persist for about 200µs to be acted on by the lockout or shutdown circuitry.
- 4. Current limit inception is defined as the point where the output voltage has dropped to 90% of its nominal value.
- 5. Parameter not tested but guaranteed to the limit specified.
- 6. Load current transition time ≥ 10µs.
- 7. Settling time measured from start of transient to the point where the output voltage has returned to ±1% of its final value.
- 8. Line voltage transition time ≥ 250µs.
- 9. Input voltage rise time $\geq 250 \mu s$.
- 10. Operating the converter at a synchronization frequency above the free running frequency will slightly reduce the converter's efficiency and may also cause a slight reduction in the maximum output current/power available. For more information consult the factory.
- 11. After a disable or fault event, module is inhibited from restarting for 300 ms. See Shut Down section.
- 12. All +Vout and -Vout voltage measurements are made with Kelvin probes on the output leads.
- 13. SHARE pin outputs a power failure warning pulse during a fault condition. See Current Share section.
- 14. Only the ES and HB grade products are tested at three temperatures. The C- grade products are tested at one temperature. Please refer to the ESS table for details.
- 15. These derating curves apply for the ES and HB grade products. The C- grade product has a maximum case temperature of 70°C and a maximum junction temperature rise of 20°C above TCASE.
- 16. Converter delivers current into a persisting short circuit for up to 1 second. See Current Limit in the Application Notes section.
- 17. The specified operating case temperature for ES grade products is -45°C to 100°C. The specified operating case temperature for C grade products is 0°C to 70°C




Figure 1: Efficiency vs. output power, from zero load to full load with equal load on the +15V and -15V outputs at minimum, nominal, and maximum input voltage at 25°C.




Figure 3: Efficiency vs. output current, with total output current fixed at 80% load (96W) and loads split as shown between the +15V and -15V outputs at minimum, nominal, and maximum input voltage at 25°C.




Figure 5: Efficiency at 60% load (2.4A load on +15V and 2.4A load on -15V) versus case temperature for Vin = 155V, 270V, and 400V.




Figure 2: Power dissipation vs. output power, from zero load to full load with equal load on the +15V and -15V outputs at minimum, nominal, and maximum input voltage at 25°C.




Figure 4: Power dissipation vs. output current, with total output current fixed at 80% load (96W) and loads split as shown between the +15V and -15V outputs at minimum, nominal, and max input voltage at 25°C.




Figure 6: Power dissipation at 60% load (2.4A load on +15V and 2.4A load on -15V) versus case temperature for Vin = 155V, 270V, and 400V.






Figure 7: Load regulation vs. load current with power fixed at full load (120W) and load currents split as shown between the +15V and -15V outputs, at nominal input voltage and Tcase $=25^{\circ}$ C.




Figure 9: Load regulation vs. total output power from zero to full load where +Iout equals three times -Iout at nominal input voltage and Tcase = 25°C.




Figure 11: Total Output Current / Total Output Power derating curve as a function of Tcase and the maximum desired power MOSFET junction temperature (see Note 15).




Figure 8: Load regulation vs. load current with power fixed at 80% load (96W) and load currents split as shown between the +15V and -15V outputs, at nominal input voltage and Tcase = 25° C.




Figure 10: Load regulation vs. total output power from zero to full load where -lout equals three times +lout at nominal input voltage and Tcase = 25°C.




Figure 12: Positive output voltage vs. total load current, evenly split, showing typical current limit curves at Vin = 270.




Figure 13: Turn-on transient at full rated load current (resistive load) (5ms/div). Input voltage pre-applied. Ch 1: +Vout (10V/div); Ch 2: -Vout (10V/div); Ch 3: Enable1 input (5V/div).




Figure 15: Turn-on transient at full rated load current (resistive load) (5ms/div). Input voltage pre-applied. Ch 1: +Vout (10V/div); Ch 2: -Vout (10V/div); Ch 3: Enable2 input (5V/div).




Figure 17: Output voltage response to step-change in total load current (50%-100%-50%) of total lout (max) split 50%/50%. Load cap: 1μ F ceramic cap and 10μ F, 100 m Ω ESR tantalum cap. Ch 1: +Vout (2V/div); Ch 2: +Iout (5A/div); Ch 3: -Vout (2V/div); Ch 4: -Iout (5A/div).




Figure 14: Turn-on transient at zero load current (5ms/div). Input voltage pre-applied. Ch 1: +Vout (10V/div); Ch 2: -Vout (10V/div); Ch 3:




Figure 16: Turn-on transient at full load, after application of input voltage (ENA 1 and ENA 2 logic high) (20ms/div). Ch 1: +Vout (10V/div); Ch 2: -Vout (10V/div); Ch 3: Vin (100V/div).




Figure 18: Output voltage response to step-change in total load current (10%-50%-10%) of total lout (max) split 50%/50%. Load cap: $1\mu F$ ceramic cap and $10\mu F$, $100\ m\Omega$ ESR tantalum cap. Ch 1: +Vout (2V/div); Ch 2: +Iout (5A/div); Ch 3: -Vout (2V/div); Ch 4: -Iout (5A/div).




Figure 19: Output voltage response to step-change in input voltage (155V - 400V - 155V). Load cap: $10\mu F$, $100m\Omega$ ESR tantalum cap and $1\mu F$ ceramic cap. Ch 1: +Vout (1V/div); Ch 2: -Vout (1V/div); Ch 3: Vin (100V/div).




Figure 21: Input terminal current ripple, ic, at full rated output current and nominal input voltage with SynQor MQ filter module (50mA/div). Bandwidth: 20MHz. See Figure 20.




Figure 23: Rise of output voltage after the removal of a short circuit across the positive output terminals. Ch 1: +Vout (5V/div); Ch 2: -Vout (5V/div); Ch 3: +Iout (10A/div).




Figure 20: Test set-up diagram showing measurement points for Input Terminal Ripple Current (Figure 21) and Output Voltage Ripple (Figure 22).



Figure 22: Output voltage ripple, +Vout (Ch 1) and -Vout (Ch 2), at nominal input voltage and full load current evenly split (20mV/div). Load capacitance: 1μF ceramic cap and 10μF tantalum cap. Bandwidth: 10MHz. See Figure 20.




Figure 24: SYNC OUT vs. time, driving SYNC IN of a second SynQor MQFL converter.



Current: 8A Total




Figure 25: Magnitude of incremental output impedance of +15V output (+Zout = +vout /+iout) for minimum, nominal, and maximum input voltage at full rated power.




Figure 27: Magnitude of incremental forward transmission of +15V output (+FT = +vout/vin) for minimum, nominal, and maximum input voltage at full rated power.




Figure 29: Magnitude of incremental reverse transmission from +15V output (+RT = iin /+iout) for minimum, nominal, and maximum input voltage at full rated power.




Figure 26: Magnitude of incremental output impedance of -15V output (-Zout = -vout /-iout) for minimum, nominal, and maximum input voltage at full rated power.




Figure 28: Magnitude of incremental forward transmission of -15V output (-FT = -vout/vin) for minimum, nominal, and maximum input voltage at full rated power.




Figure 30: Magnitude of incremental reverse transmission from -15V output (-RT = iin /-iout) for minimum, nominal, and maximum input voltage at full rated power.

Current: 8A Total




Figure 31: Magnitude of incremental input impedance (Zin = vin/iin) for minimum, nominal, and maximum input voltage at full rated power with 50% / 50% split.




Figure 33: High frequency conducted emissions of MQFL-270-05S, 5Vout module at 120W output with MQME-270-P filter, as measured with Method CE102. Limit line shown is the 'Basic Curve' for all applications with a 270V source.




Figure 32: High frequency conducted emissions of standalone MQFL-270-05S, 5Vout module at 120W output, as measured with Method CE102. Limit line shown is the 'Basic Curve' for all applications with a 270V source.

BASIC OPERATION AND FEATURES

The MQFL DC-DC converter uses a two-stage power conversion topology. The first, or regulation, stage is a buck-converter that keeps the output voltage constant over variations in line, load, and temperature. The second, or isolation, stage uses transformers to provide the functions of input/output isolation and voltage transformation to achieve the output voltage required.

In the dual output converter there are two secondary windings in the transformer of the isolation stage, one for each output. There is only one regulation stage, however, and it is used to control the positive output. The negative output therefore displays "Cross-Regulation", meaning that its output voltage depends on how much current is drawn from each output.

Both the positive and the negative outputs share a common OUTPUT RETURN pin.

Both the regulation and the isolation stages switch at a fixed frequency for predictable EMI performance. The isolation stage switches at one half the frequency of the regulation stage, but due to the push-pull nature of this stage it creates a ripple at double its switching frequency. As a result, both the input and the output of the converter have a fundamental ripple frequency of about 550 kHz in the free-running mode.

Rectification of the isolation stage's output is accomplished with synchronous rectifiers. These devices, which are MOSFETs with a very low resistance, dissipate far less energy than would Schottky diodes. This is the primary reason why the MQFL converters have such high efficiency, particularly at low output voltages.

Besides improving efficiency, the synchronous rectifiers permit operation down to zero load current. There is no longer a need for a minimum load, as is typical for converters that use diodes for rectification. The synchronous rectifiers actually permit a negative load current to flow back into the converter's output terminals if the load is a source of short or long term energy. The MQFL converters employ a "back-drive current limit" to keep this negative output terminal current small.

There is a control circuit on both the input and output sides of the MQFL converter that determines the conduction state of the power switches. These circuits communicate with each other across the isolation barrier through a magnetically coupled device. No opto-isolators are used. A separate bias supply provides power to both the input and output control circuits.

An input under-voltage lockout feature with hysteresis is provided, as well as an input over-voltage shutdown. There is also an output current limit that is nearly constant as the load impedance decreases to a short circuit (i.e., there is no fold-back or fold-forward characteristic to the output current under this condition). When a load fault is removed, the output voltage rises exponentially to its nominal value without an overshoot.

The MQFL converter's control circuit does not implement an output over-voltage limit or an over-temperature shutdown.

The following sections describe the use and operation of additional control features provided by the MQFL converter.

CONTROL FEATURES

ENABLE: The MQFL converter has two enable pins. Both must have a logic high level for the converter to be enabled. A logic low on either pin will inhibit the converter.

The ENA1 pin (pin 4) is referenced with respect to the converter's input return (pin 2). The ENA2 pin (pin 12) is referenced with respect to the converter's output return (pin 8). This permits the converter to be inhibited from either the input or the output side.

Regardless of which pin is used to inhibit the converter, the regulation and the isolation stages are turned off. However, when the converter is inhibited through the ENA1 pin, the bias supply is also turned off, whereas this supply remains on when the converter is inhibited through the ENA2 pin. A higher input standby current therefore results in the latter case.

Both enable pins are internally pulled high so that an open connection on both pins will enable the converter. Figure A shows the equivalent circuit looking into either enable pins. It is TTL compatible.




Figure A: Circuit diagram shown for reference only, actual circuit components may differ from values shown for equivalent circuit.

Current: 8A Total

SYNCHRONIZATION: The MQFL converter's switching frequency can be synchronized to an external frequency source that is in the 500 kHz to 700 kHz range. A pulse train at the desired frequency should be applied to the SYNC IN pin (pin 6) with respect to the INPUT RETURN (pin 2). This pulse train should have a duty cycle in the 20% to 80% range. Its low value should be below 0.8 V to be guaranteed to be interpreted as a logic low, and its high value should be above 2.0 V to be guaranteed to be interpreted as a logic high. The transition time between the two states should be less than 300ns.

If the MQFL converter is not to be synchronized, the SYNC IN pin should be left open circuit. The converter will then operate in its free-running mode at a frequency of approximately 550 kHz.

If, due to a fault, the SYNC IN pin is held in either a logic low or logic high state continuously, the MQFL converter will revert to its free-running frequency.

The MQFL converter also has a SYNC OUT pin (pin 5). This output can be used to drive the SYNC IN pins of as many as ten (10) other MQFL converters. The pulse train coming out of SYNC OUT has a duty cycle of 50% and a frequency that matches the switching frequency of the converter with which it is associated. This frequency is either the free-running frequency if there is no synchronization signal at the SYNC IN pin, or the synchronization frequency if there is.

The SYNC OUT signal is available only when the dc input voltage is above approximately 125 V and when the converter is not inhibited through the ENA1 pin. An inhibit through the ENA2 pin will not turn the SYNC OUT signal off.

NOTE: An MQFL converter that has its SYNC IN pin driven by the SYNC OUT pin of a second MQFL converter will have its start of its switching cycle delayed approximately 180 degrees relative to that of the second converter.

Figure B shows the equivalent circuit looking into the SYNC IN pin. Figure C shows the equivalent circuit looking into the SYNC OUT pin.




Figure B: Equivalent circuit looking into the SYNC IN pin with respect to the IN RTN (input return) pin.

CURRENT SHARE: Like the single output MQFL converters, the dual output converters have a SHARE pin (pin 11). In this case, however, the voltage at this pin represents the sum of the positive and negative output currents. As such, the share pin cannot cause two or more paralleled converters to share load currents on the positive or negative outputs independently. Nevertheless, there may be applications where the two currents have a fixed ratio, in which case it can make sense to force the sharing of total current among several converters.

Since the SHARE pin is monitored with respect to the OUTPUT RETURN (pin 8) by each converter, it is important to connect all of the converters' OUTPUT RETURN pins together through a low DC and AC impedance. When this is done correctly, the converters will deliver their appropriate fraction of the total load current to within \pm 10% at full rated load.

Whether or not converters are paralleled, the voltage at the SHARE pin could be used to monitor the approximate average current delivered by the converter(s). A nominal voltage of 1.0 V represents zero current and a nominal voltage of 2.2 V represents the maximum rated total current, with a linear relationship in between. The internal source resistance of a converter's SHARE pin signal is 2.5 k Ω .

During an input voltage fault or primary disable event, the SHARE pin outputs a power failure warning pulse. The SHARE pin will go to 3 V for approximately 14 ms as the output voltage falls. During a current limit auto-restart event, the SHARE pin outputs a startup synchronization pulse. The SHARE pin will go to 5 V for approximately 2 ms before the converter restarts.

NOTE: Converters operating from separate input filters with reverse polarity protection (such as the MQME-270-R filter) with their outputs connected in parallel may exhibit autorestart operation at light loads. Consult factory for details.




Figure C: Equivalent circuit looking into SYNC OUT pin with respect to the IN RTN (input return) pin.

Current: 8A Total

OUTPUT VOLTAGE TRIM: If desired, it is possible to increase or decrease the MQFL dual converter's output voltage from its nominal value. To increase the output voltage a resistor, Rup, should be connected between the TRIM pin (pin 10) and the OUTPUT RETURN pin (pin 8), as shown in Figure D. The value of this resistor should be determined according to the following equation:

$$Rup = 10 x \left(\frac{Vnom - 2.5}{Vout - Vnom} - 2 x Vnom + 5 \right)$$

where:

Vnom = the converter's nominal output voltage, Vout = the desired output voltage (greater than Vnom), and Rup is in kiloOhms ($k\Omega$).

The maximum value of output voltage that can be achieved is 0.5 V above the nominal output.

To decrease the output voltage a resistor, Rdown, should be connected between the TRIM pin and the POSITIVE OUTPUT pin (pin 7), as shown in Figure D. The value of this resistor should be determined according to the following equation:

Rdown =
$$10 \times \left[\frac{\text{Vnom}}{2.5} - 1 \right] \times \left[\frac{\text{Vout} - 2.5}{\text{Vnom} - \text{Vout}} - 5 \right]$$

where:

Vnom = the converter's nominal output voltage, Vout = the desired output voltage (less than Vnom), and Rdown is in kiloOhms ($k\Omega$).

As the output voltage is trimmed up, it produces a greater voltage stress on the converter's internal components and may cause the converter to fail to deliver the desired output voltage at the low end of the input voltage range at the higher end of the load current and temperature range. Please consult the factory for details.




Figure E: Change in Output Voltage Graph.

INPUT UNDER-VOLTAGE LOCKOUT: The MQFL converter has an under-voltage lockout feature that ensures the converter will be off if the input voltage is too low. The threshold of input voltage at which the converter will turn on is higher that the threshold at which it will turn off. In addition, the MQFL converter will not respond to a state of the input voltage unless it has remained in that state for more than about 200 µs. This hysteresis and the delay ensure proper operation when the source impedance is high or in a noisy environment.




Figure D: Typical connection for output voltage trimming.

Current: 8A Total

INPUT OVER-VOLTAGE SHUTDOWN: The MQFL converter also has an over-voltage feature that ensures the converter will be off if the input voltage is too high. It also has a hysteresis and time delay to ensure proper operation.

SHUT DOWN: The MQFL converter will shut down in response to following conditions:

- ENA1 input low
- ENA2 input low
- VIN input below under-voltage lockout threshold
- VIN input above over-voltage shutdown threshold
- Persistent current limit event lasting more than 1 second

Following a shutdown from a disable event or an input voltage fault, there is a startup inhibit delay which will prevent the converter from restarting for approximately 300 ms. After the 300 ms delay elapses, if the enable inputs are high and the input voltage is within the operating range, the converter will restart. If the VIN input is brought down to nearly 0 V and back into the operating range, there is no startup inhibit, and the output voltage will rise according to the "Turn-On Delay, Rising Vin" specification.

Refer to the following Current Limit section for details regarding persistent current limit behavior.

CURRENT LIMIT: The converter will reduce its output voltage in response to an overload condition, as shown in Figure 12. If the output voltage drops to below approximately 50% of the nominal setpoint for longer than 1 second, the auto-restart feature will engage. The auto-restart feature will stop the converter from delivering load current, in order to protect the converter and the load from thermal damage. After four seconds have elapsed, the converter will automatically restart.

In a system with multiple converters configured for load sharing using the SHARE pin, if the auto-restart feature engages, the converters will synchronize their restart using signals communicated on the SHARE pin.

BACK-DRIVE CURRENT LIMIT: Converters that use MOSFETs as synchronous rectifiers are capable of drawing a negative current from the load if the load is a source of short- or long-term energy. This negative current is referred to as a "back-drive current".

Conditions where back-drive current might occur include paralleled converters that do not employ current sharing, or where the current share feature does not adequately ensure sharing during the startup or shutdown transitions. It can also occur when converters having different output voltages are connected together through either explicit or parasitic diodes that, while normally off, become conductive during startup or shutdown. Finally, some loads, such as motors, can return energy to their power rail. Even a load capacitor is a source of back-drive energy for some period of time during a shutdown transient.

To avoid any problems that might arise due to back-drive current, the MQFL converters limit the negative current that the converter can draw from its output terminals. The threshold for this back-drive current limit is placed sufficiently below zero so that the converter may operate properly down to zero load, but its absolute value (see the Electrical Characteristics page) is small compared to the converter's rated output current.

INPUT SYSTEM INSTABILITY: This condition can occur because any DC-DC converter appears incrementally as a negative resistance load. A detailed application note titled "Input System Instability" is available on the SynQor website which provides an understanding of why this instability arises, and shows the preferred solution for correcting it.

THERMAL CONSIDERATIONS: Figure 11 shows the suggested Power Derating Curves for this converter as a function of the case temperature and the maximum desired power MOSFET junction temperature. All other components within the converter are cooler than its hottest MOSFET, which at full power is no more than 20 °C higher than the case temperature directly below this MOSFET.

The Mil-HDBK-1547A component derating guideline calls for a maximum component temperature of 105 °C. Figure 11 therefore has one power derating curve that ensures this limit is maintained. It has been SynQor's extensive experience that reliable long-term converter operation can be achieved with a maximum component temperature of 125 °C. In extreme cases, a maximum temperature of 145 °C is permissible, but not recommended for long-term operation where high reliability is required. Derating curves for these higher temperature limits are also included in Figure 11. The maximum case temperature at which the converter should be operated is 135 °C.

When the converter is mounted on a metal plate, the plate will help to make the converter's case bottom a uniform temperature. How well it does so depends on the thickness of the plate and on the thermal conductance of the interface layer (e.g. thermal grease, thermal pad, etc.) between the case and the plate. Unless this is done very well, it is important not to mistake the plate's temperature for the maximum case temperature. It is easy for them to be as much as 5-10 °C different at full power and at high temperatures. It is suggested that a thermocouple be attached directly to the converter's case through a small hole in the plate when investigating how hot the converter is getting. Care must also be made to ensure that there is not a large thermal resistance between the thermocouple and the case due to whatever adhesive might be used to hold the thermocouple in place.

Output: ±15V

Current: 8A Total

CONSTRUCTION AND ENVIRONMENTAL STRESS SCREENING OPTIONS

Screening	Consistent with MIL-STD-883F	C-Grade (specified from 0 °C to +70 °C	ES-Grade (specified from -45 °C to +100 °C)	HB-Grade (specified from -55 °C to +125 °C)
Element Evaluation		No	Yes	Yes
Internal Visual	IPC-A-610 Class 3	Yes	Yes	Yes
Temperature Cycle	Method 1010	No	Condition B (-55 °C to +125 °C)	Condition C (-65 °C to +150 °C)
Constant Acceleration	Method 2001 (Y1 Direction)	No	500 g	Condition A (5000 g)
Burn-in	Method 1015	24 Hrs @ +125 °C	96 Hrs @ +125 °C	160 Hrs @ +125 °C
Final Electrical Test	Method 5005 (Group A)	+25 °C	-45, +25, +100 °C	-55, +25, +125 °C
Mechanical Seal, Thermal, and Coating Process			Full QorSeal	Full QorSeal
External Visual	Method 2009	Yes	Yes	Yes
Construction Process			QorSeal	QorSeal

MilQor® Hi-Rel converters and filters are offered in three variations of environmental stress screening options. All ES-Grade and HB-Grade MilQor Hi-Rel converters use SynQor's proprietary QorSeal® Hi-Rel assembly process that includes a Parylene-C coating of the circuit, a high performance thermal compound filler, and a nickel barrier gold plated aluminum case. Each successively higher grade has more stringent mechanical and electrical testing, as well as a longer burn-in cycle. The ES- and HB-Grades are also constructed of components that have been procured through an element evaluation process that pre-qualifies each new batch of devices.

Output: ±15V

Current: 8A Total

MIL-STD-810F Qualification Testing

MIL-STD-810F Test	Method	Description				
Fungus	508.5	Table 508.5-I				
altr. I	500.4 - Procedure I	Storage: 70,000 ft / 2 hr duration				
Altitude	500.4 - Procedure II	Operating: 70,000 ft / 2 hr duration; Ambient Temperature				
Rapid Decompression	500.4 - Procedure III	Storage: 8,000 ft to 40,000 ft				
Acceleration	513.5 - Procedure II	Operating: 15 g				
Salt Fog	509.4	Storage				
Ligh Tomporatura	501.4 - Procedure I	Storage: 135 °C / 3 hrs				
High Temperature	501.4 - Procedure II	Operating: 100 °C / 3 hrs				
Low Temperature	502.4 - Procedure I	Storage: -65 °C / 4 hrs				
Low lemperature	502.4 - Procedure II	Operating: -55 °C / 3 hrs				
Temperature Shock	503.4 - Procedure I - C	Storage: -65 °C to 135 °C; 12 cycles				
Rain	506.4 - Procedure I	Wind Blown Rain				
Immersion	512.4 - Procedure I	Non-Operating				
Humidity	507.4 - Procedure II	Aggravated cycle @ 95% RH (Figure 507.5-7 aggravated temp - humidity cycle, 15 cycles)				
Random Vibration	5 <mark>14.5</mark> - Procedure I	10 - 2000 Hz, PSD level of 1.5 g 2 /Hz (54.6 g $_{rms}$), duration = 1 hr/axis				
Shook	516.5 - Procedure I	20 g peak, 11 ms, Functional Shock (Operating no load) (saw tooth)				
Shock	516.5 - Procedure VI	Bench Handling Shock				
Sinusoidal vibration	514.5 - Category 14	Rotary wing aircraft - helicopter, 4 hrs/axis, 20 g (sine sweep from 10 - 500 Hz)				
Sand and Dust	510.4 - Procedure I	Blowing Dust				
Sand and Dust	510.4 - Procedure II	Blowing Sand				

Output: ±15V

Current: 8A Total


First Article Testing consistent with MIL-STD-883F


First Article lesting consistent with MIL-STD-883F									
MIL-STD-883F Test	Method	Description							
Electrical Tests	5005								
Physical Dimensions test	2016								
Resistance to Solvents test	2015.13								
Solderability test	2003.8								
Lead Integrity test	2004.5								
Salt Atmosphere test	1009.8	Condition "A"							
Adhesion of Lead Finish test	2025.4								
Altitude Operation test	1001	Condition "C"							
ESD Sensitivity	3015.7	Class 2							
Stabilization Bake test	1008.2	Condition "C"							
Vibration Fatigue test	2005.2	Condition "A"							
Random Vibration test	2026	Condition "II K"							
Sequential Test Group #1									
Life Test – Steady State test	1005.8								
Life Test – Intermittent Duty test	1006								
Sequential Test Group #2									
Temperature Cycle test	1010.8	Condition "C"							
Constant Acceleration test	2001.2	Condition "A"							
Sequential Test Group #3									
Thermal Shock test	1011.9	Condition "B"							
Temperature Cycle test	1010.8	Condition "C"							
Moisture Resistance test	1004.7	With Sub cycle							
Sequential Test Group #4									
Mechanical Shock test	2002.4	Condition "B"							
Variable Frequency Vibration test	2007.3	Condition "A"							



Output: ±15V

Current: 8A Total





NOTES

- 1) Pins 0.040" (1.02 mm) diameter
- 2) Pin Material: Copper Alloy
 - Finish: Gold over Nickel plating, followed by Sn/Pb solder dip
- 3) All dimensions in inches (mm) Tolerances: x.xx +/-0.02 in. (x.x +/-0.5 mm) x.xxx +/-0.010 in. (x.xx +/-0.25 mm)
- 4) Weight: 2.8 oz (78.5 g) typical
- 5) Workmanship: Meets or exceeds IPC-A-610 Class III
- 6) Print Labeling on Top Surface per Product Label Format Drawing
- 7) Pin 1 identification hole, not intended for mounting (case X and U)
- 8) Baseplate flatness tolerance is 0.004" (.10 mm) TIR for surface.

PIN DESIGNATIONS


Function
Positive input
Input return
Case
Enable 1
Sync output
Sync input


Pin #	Function
7	Positive output
8	Output return
9	Negative Output
10	Trim
11	Share
12	Enable 2




Output: ±15V

Current: 8A Total







NOTES

- 1) Pins 0.040" (1.02 mm) diameter
- Pin Material: Copper Alloy Finish: Gold over Nickel plating, followed by Sn/Pb solder dip
- 3) All dimensions in inches (mm) Tolerances: x.xx +/-0.02 in. (x.x +/-0.5 mm) x.xxx +/-0.010 in. (x.xx +/-0.25 mm)
- 4) Weight: 2.8 oz (78.5 g) typical
- 5) Workmanship: Meets or exceeds IPC-A-610 Class III
- 6) Print Labeling on Top Surface per Product Label Format Drawing
- 7) Pin 1 identification hole, not intended for mounting (case X and U)
- 8) Baseplate flatness tolerance is 0.004" (.10 mm) TIR for surface.

PIN DESIGNATIONS

Pin #	Function
1	Positive input
2	Input return
3	Case
4	Enable 1
5	Sync output
6	Sync input

Pin #	Function
7	Positive output
8	Output return
9	Negative Output
10	Trim
11	Share
12	Enable 2

Output: ±15V

Current: 8A Total

MilQor Converter FAMILY MATRIX

The tables below show the array of MilQor converters available. When ordering SynQor converters, please ensure that you use the complete part number according to the table in the last page. Contact the factory for other requirements.

	Single Output									ı	Dual Output †				
Full Size	1.5 V	1.8 V	2.5 V	3.3 V	5 V	6 V	7.5 V	9 V	12 V	15 V	28 V		5 V	12 V	15 V
	(1R5S)	(1R8S)	(2R5S)	(3R3S)	(05S)	(06S)	(7R5S)	(098)	(12S)	(15S)	(28\$)		(05D)	(12D)	(15D)
MQFL-28															
16-40 Vin Cont.	40 A	40 A	40 A	30 A	24 A	20 A	16 A	13 A	10 A	8 A	4 A		24 A	10 A	8 A
16-50 Vin 1 s Trans.*				307.		2071	2071	1071	1071	07.			Total	Total	Total
Absolute Max Vin = 60 V												ļ			
MQFL-28E															
16-70 Vin Cont. 16-80 Vin 1 s Trans.*	40 A	40 A	40 A	30 A	24 A	20 A	16 A	13 A	10 A	8 A	4 A		24 A Total	10 A Total	8 A Total
Absolute Max Vin =100 V													10001	lottai	iotai
MQFL-28 V															
16-40 Vin Cont.															
5.5-50 Vin 1 s Trans.*	40 A	40 A	40 A	30 A	20 A	17 A	13 A	11 A	8 A	6.5 A	3.3 A				
Absolute Max Vin = 60 V															
MQFL-28 VE												ĺ			
16-70 Vin Cont.	40 A	40 A	40 A	30 A	20 A	17 A	13 A	11 A	8A	6.5A	3.3A				
5.5-80 Vin 1 s Trans.*	40 A	10 A	10 A	30 A	20 A	17 A	13 A	11 A	OA	0.5A	3.3A				
Absolute Max Vin = 100 V															
MQFL-270															
155-400 Vin Cont.	40A	40A	40A	30A	24A	20A	16A	13 A	10A	8 A	4 A		24 A	10 A	8 A
155-475 Vin 1 s Trans.*													Total	Total	Total
Absolute Max Vin = 550 V															
MQFL-270L															
65-350 Vin Cont.	40 A	40 A	30 A	22 A	15 A	12 A	10 A	8 A	6 A	5 A	2.7 A		15 A Total	6 A Total	5 A Total
65-475 Vin 1 s Trans.*													iotai	lotai	iotai
Absolute Max Vin = 550 V															
						le Ou							Dua		
Half Size	1.5 V (1R5S)	1.8 V (1R8S)	2.5 V (2R5S)	3.3 V (3R3S)	5 V (05S)	6 V (06S)	7.5 V (7R5S)	9 V (09S)	12 V (12S)	15 V (15S)	28 V (28S)		5 V (05D)	12 V (12D)	15 V (15D)
MQHL-28	(1K33)	(1103)	(2K33)	(3K33)	(033)	(003)	(7 K33)	(093)	(123)	(133)	(203)		(03D)	(120)	(130)
16-40 Vin Cont.													10 A	4 A	3.3 A
16-50 Vin 1 s Trans.*	20 A	20 A	20 A	15 A	10 A	8 A	6.6 A	5.5 A	4 A	3.3 A	1.8 A		Total	Total	Total
Absolute Max Vin = 60 V															
MQHL-28E															
16-70 Vin Cont.	20 A	20 A	20 A	15 A	10 A	8 A	6.6 A	5.5 A	4 A	3.3 A	1.8 A		10 A	4 A	3.3 A
16-80 Vin 1 s Trans.*	20 7	20 7	20 7	13 7	10 /	U A	0.0 A	3.5 A	'^	3.5 A	1.5 A		Total	Total	Total
Absolute Max Vin =100 V															
MQHR-28															
16-40 Vin Cont.	10 A	10 A	10 A	7.5 A	5 A	4 A	3.3 A	2.75 A	2 A	1.65 A	0.9 A		5 A Total	2 A Total	1.65 A Total
16-50 Vin 1 s Trans.* Absolute Max Vin = 60 V													iotai	iotai	IUlai
MOHR-28E															
													_		
16-70 Vin Cont.	10 A	10 A	10 A	7.5 A	5 A	4 A	3.3 A	2.75 A	2 A	1.65 A	0.9 A		5 A Total	2 A Total	1.65 A Total
16-80 Vin 1 s Trans.*													iotai	iotai	IUlai
Absolute Max Vin = 100 V															

Check with factory for availability.

^{†80%} of total output current available on any one output.
*Converters may be operated at the highest transient input voltage, but some component electrical and thermal stresses would be beyond MIL-HDBK-1547A guidelines.

Output: ±15V

Current: 8A Total

PART NUMBERING SYSTEM

The part numbering system for SynQor's MilQor DC-DC converters follows the format shown in the table below.

Not all combinations make valid part numbers, please contact SynQor for availability. See the Product Summary web page for more options.

Example: MQFL-270-15D-Y-ES

Model	Input	Output V	/oltage(s)	Package Outline/	Screening	
Name	Voltage Range	Single Output	Dual Output	Pin Configuration	Grade	
MQFL MQHL MQHR	28 28E 28V 28VE 270 270L	1R5S 1R8S 2R5S 3R3S 05S 06S 6R5S 7R5S 08S 09S 12S 15S 28S	05D 6R5D 12D 15D	U X Y W Z	C ES HB	

APPLICATION NOTES

A variety of application notes and technical white papers can be downloaded in pdf format from the SynQor website.

Contact SynQor for further information and to order:

Phone: 978-849-0600 Toll Free: 1-888-567-9596 Fax: 978-849-0602

E-mail: mqnbofae@synqor.com

Web: www.synqor.com
Address: 155 Swanson Road

Boxborough, MA 01719

USA

PATENTS

SynQor holds numerous U.S. patents, one or more of which apply to most of its power conversion products. Any that apply to the product(s) listed in this document are identified by markings on the product(s) or on internal components of the product(s) in accordance with U.S. patent laws. SynQor's patents include the following:

7,050,309 7,765,687 7,787,261

8,149,597 8,644,027

Warranty

SynQor offers a two (2) year limited warranty. Complete warranty information is listed on our website or is available upon request from SynQor.